

In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

B3 1 1. (Currently Amended) A data processing system comprising:
2 a memory comprising a plurality of memory locations; and
3 a central processing unit core comprising at least one
4 register file with a plurality of registers, said core connected to
5 said memory for loading data from and storing data to said memory
6 locations, said core responsive to a load instruction to retrieve
7 ~~at least one data word~~ data words from said memory and parse said
8 ~~at least one data word~~ data words over selected parts of ~~at least~~
9 two data registers in said at least one register file, ~~wherein the~~
10 ~~number of said at least two data registers is greater than the~~
11 ~~number of said at least one data word~~ said parse comprising
12 interleaved unpacking the lower and higher half-words of each of
13 said two data words into corresponding pairs of data registers.

1 2. (Original) The data processing system of claim 1 wherein
2 said load instruction selects sign or zero extend for the parsed
3 data in said at least two data registers.

3, 4 and 5. (Canceled)

1 6. (Original) The data processing system of claim 5 1 wherein
2 said at least one register file is two register files, and one pair
3 of said corresponding pairs of data registers is located in one
4 register file and the other pair is located in the other register
5 file.

1 7. (Currently Amended) The A data processing system of claim
2 1 wherein comprising:
3 a memory comprising a plurality of memory locations; and

3 a central processing unit core comprising at least one
4 register file with a plurality of registers, said core connected to
5 said memory for loading data from and storing data to said memory
6 locations, said core responsive to a load instruction to retrieve
7 data words from said memory and parse said data words over selected
8 parts of two data registers in said at least one register file,
9 said parse comprises comprising unpacking the bytes of each at
10 least one data word into the lower and higher half-words of each of
11 a pair of data registers.

1 8. (Original) The data processing system of claim 7 wherein
2 said at least one data word is two data words, and said parse
3 comprises unpacking eight bytes from said two data words into
4 corresponding pairs of data registers.

1 9. (Original) The data processing system of claim 8 wherein
2 said unpacking of said bytes of said data words is interleaved.

1 10. (Original) The data processing system of claim 9 wherein
2 said at least one register file is two register files, and one pair
3 of said corresponding pairs of data registers is located in one
4 register file and the other pair is located in the other register
5 file.

1 11. (Original) The data processing system of claim 7 wherein
2 said at least one register file is two register files, and said
3 pair of data registers are an even/odd pair in the same data
4 register file.

1 12. (Original) The data processing system of claim 7 wherein
2 said at least one register file is two register files, one of said
3 pair of data registers is located in one register file and the

4 other is located in the other register file, and each of said pair
B3 5 of data registers has the same relative register number.

1 13. (Currently Amended) A data processing system comprising:
2 a memory comprising a plurality of memory locations; and
3 a central processing unit core comprising at least one
4 register file with a plurality of registers, said core connected to
5 said memory for loading data from and storing data to said memory
6 locations, said core responsive to a store instruction to
7 concatenate data from selected parts of ~~at least~~ two data registers
8 into ~~at least~~ one data word and save said ~~at least~~ one data word to
9 said memory, ~~wherein the number of said at least two data registers~~
10 ~~is greater than the number of said at least one data word, said~~
11 ~~concatenate packing the lower bytes of the lower and higher half-~~
12 ~~words of each of said two data registers into said at least one~~
13 ~~data word.~~

14. (Canceled)

1 15. (Currently Amended) The data processing system of claim
2 ~~14 13~~ wherein said two data registers are an even/odd register
3 pair.

16 to 19. (Canceled)

1 20. (Currently Amended) ~~The A~~ data processing system of claim
2 ~~13~~ wherein said at least two data registers are four data
3 registers, said at least one data word is two data words, and
4 comprising:
5 a memory comprising a plurality of memory locations; and
6 a central processing unit core comprising at least one
7 register file with a plurality of registers, said core connected to
8 said memory for loading data from and storing data to said memory

b3
9 locations, said core responsive to a store instruction to
10 concatenate data from selected parts of four data registers into
11 two data words and save said two data words to said memory, said
12 concatenate packs packing the lower bytes of the lower and higher
13 half-words of each of said four data registers into said two data
14 words.

1 21. (New) A data processing system comprising:
2 a memory comprising a plurality of memory locations; and
3 a central processing unit core comprising
4 a plurality of A functional units,
5 a plurality of B functional units,
6 an A register file with a plurality of A registers
7 accessed by corresponding register numbers, each A register
8 capable of serving as a source or destination for any A
9 functional unit,
10 a B register file with a plurality of B registers
11 accessed by corresponding register numbers, each B register
12 capable of serving as a source or destination for any B
13 functional unit,
14 a first cross path connected to said A register file and
15 said B functional units permitting any one A register file to
16 be a source for at least one B functional unit,
17 a second cross path connected to said B register file and
18 said A functional units permitting any one B register file to
19 be a source for at least one A functional unit,
20 said core connected to said memory for loading data from
21 and storing data to said memory locations, said core
22 responsive to a load instruction to retrieve at least one data
23 word from said memory and parse said at least one data word
24 over selected parts of two data registers including an A

25 register having a first register access number and a second B
26 register having said first register access number.

1 22. (New) The data processing system of claim 21, wherein
2 said at least one data word comprises a lower data word and an
3 higher data word, and said parse comprises unpacking said lower
4 data word into said A register and said higher data word into said
5 B data register.

1 23. (New) The data processing system of claim 21, wherein
2 said at least one data word comprises a single data word, and said
3 parse comprises unpacking first and second bytes of said single
4 data word into corresponding lower and higher half words of said A
5 register and third and fourth bytes of said single data word into
6 corresponding lower and higher half words of said B register.

1 24. (New) The data processing system of claim 23, wherein
2 said load instruction selects sign or zero extend for the parsed
3 data in said A and B registers.

1 25. (New) The data processing system of claim 21, wherein
2 said at least one data word comprises a single data word, and said
3 parse comprises unpacking first and third bytes of said single data
4 word into corresponding lower and higher half words of said A
5 register and second and fourth bytes of said single data word into
6 corresponding lower and higher half words of said B register.

1 26. (New) The data processing system of claim 25, wherein
2 said load instruction selects sign or zero extend for the parsed
3 data in said A and B registers.

1 27. (New) The data processing system of claim 21, wherein
2 said at least one data word comprises a single data word, and said
3 parse comprises unpacking a lower half word of said single data
4 word into a lower half word of said A register and an higher half
5 word of said single data word into a lower half word of said B
6 register.

1 28. (New) The data processing system of claim 25, wherein
2 said load instruction selects sign or zero extend for the parsed
3 data in said A and B registers.

1 29. (New) A data processing system comprising:
2 a memory comprising a plurality of memory locations; and
3 a central processing unit core comprising
4 a plurality of A functional units,
5 a plurality of B functional units,
6 an A register file with a plurality of A registers
7 accessed by corresponding register numbers, each A register
8 capable of serving as a source or destination for any A
9 functional unit,
10 a B register file with a plurality of B registers
11 accessed by corresponding register numbers, each B register
12 capable of serving as a source or destination for any B
13 functional unit,
14 a first cross path connected to said A register file and
15 said B functional units permitting any one A register file to
16 be a source for at least one B functional unit,
17 a second cross path connected to said B register file and
18 said A functional units permitting any one B register file to
19 be a source for at least one A functional unit,
20 said core connected to said memory for loading data from
21 and storing data to said memory locations, said core

B3
22 responsive to a store instruction to concatenate data from
23 selected parts of two data registers including an A register
24 having a first register access number and a second B register
25 having said first register access number into at least one
26 data word.

1 30. (New) The data processing system of claim 29, wherein
2 said at least one data word comprises a lower data word and an
3 higher data word, and said concatenate comprises packing said A
4 register into said lower data word and said B register into said
5 higher data word.

1 31. (New) The data processing system of claim 21, wherein
2 said at least one data word comprises a single data word, and said
3 concatenate comprises packing first and third bytes said A register
4 into a lower half word of said single data word and first and third
5 bytes of said B register into an higher half word of said single
6 data word.

1 32. (New) The data processing system of claim 29, wherein
2 said at least one data word comprises a single data word, and said
3 concatenate comprises packing a first byte of said A register into
4 a first byte of said single data word, a third byte of said A
5 register into a third byte of said single data word, a first byte
6 of said B register into a second byte of said single data word and
7 a third byte of said B register into a fourth byte of said single
8 data word.

1 33. (New) The data processing system of claim 29, wherein
2 said at least one data word comprises a single data word, and said
3 concatenate comprises packing a lower half word of said A register
4 into a lower half word of said single data word and a lower half

5 word of said B register into an higher half word of said single
6 data word.

(3)

1 34. (New) A data processing system comprising:
2 a memory comprising a plurality of memory locations; and
3 a central processing unit core comprising
4 a plurality of A functional units,
5 a plurality of B functional units,
6 an A register file with a plurality of A registers
7 accessed by corresponding register numbers, each A register
8 capable of serving as a source or destination for any A
9 functional unit,
10 a B register file with a plurality of B registers
11 accessed by corresponding register numbers, each B register
12 capable of serving as a source or destination for any B
13 functional unit,
14 a first cross path connected to said A register file and
15 said B functional units permitting any one A register file to
16 be a source for at least one B functional unit,
17 a second cross path connected to said B register file and
18 said A functional units permitting any one B register file to
19 be a source for at least one A functional unit,
20 said core connected to said memory for loading data from
21 and storing data to said memory locations, said core
22 4/21/04
23 responsive to a load instruction to retrieve ~~at~~ two data words
24 from said memory and parse said data words over selected parts
25 of four data registers including a first A register having a
26 first even register access number, a second A register having
27 a second odd register access number one more than said first
28 even register access number, a first B register having said
29 first even register access number, and a second B register
 having said second odd register access number.

1 35. (New) The data processing system of claim 34, wherein
2 said parse comprises unpacking a first byte of a lower data word
3 into a lower byte of said first A register, a second byte of said
4 lower data word into a third byte of said first A register, a third
5 byte of said lower data word into a first byte of said second A
6 register, a fourth byte of said lower data word into a third byte
7 of said second A register, a first byte of an higher data word into
8 a first byte of said first B register, a second byte of said higher
9 data word into a third byte of said first B register, a third byte
10 of said higher data word into a first byte of said second B
11 register and a third byte of said higher data word into a third
12 byte of said second B data register.

1 36. (New) The data processing system of claim 35, wherein
2 said load instruction selects sign or zero extend for the parsed
3 data in said first and second A registers and said first and second
4 B registers.

1 37. (New) The data processing system of claim 34, wherein
2 said parse comprises unpacking a first byte of a lower data word
3 into a lower byte of said first A register, a third byte of said
4 lower data word into a third byte of said first A register, a
5 second byte of said lower data word into a first byte of said
6 second A register, a fourth byte of said lower data word into a
7 third byte of said second A register, a first byte of an higher
8 data word into a first byte of said first B register, a third byte
9 of said higher data word into a third byte of said first B
10 register, a second byte of said higher data word into a first byte
11 of said second B register and a third byte of said higher data word
12 into a third byte of said second B data register.

1 38. (New) The data processing system of claim 37, wherein
2 said load instruction selects sign or zero extend for the parsed
3 data in said first and second A registers and said first and second
4 B registers.

1 39. (New) The data processing system of claim 21, wherein
2 said parse comprises unpacking a lower half word of a lower data
3 word into a lower half word of said first A register, a higher half
4 word of said lower data word into a lower half word of said second
5 A register, a lower half word of a higher data word into a lower
6 half word of said first B register and a higher half word of said
7 higher data word into a lower half of said second B register.

1 40. (New) The data processing system of claim 39, wherein
2 said load instruction selects sign or zero extend for the parsed
3 data in said first and second A registers and said first and second
4 B registers.

1 41. (New) The data processing system of claim 34, wherein
2 said parse comprises unpacking a lower half word of a lower data
3 word into a lower half word of said first A register, a lower half
4 word of a higher data word into a lower half word of said second A
5 register, a higher half word of said lower data word into a lower
6 half word of said first B register and a higher half word of said
7 higher data word into a lower half of said second B register.

1 42. (New) The data processing system of claim 41, wherein
2 said load instruction selects sign or zero extend for the parsed
3 data in said first and second A registers and said first and second
4 B registers.

3
1 43. (New) A data processing system comprising:
2 a memory comprising a plurality of memory locations; and
3 a central processing unit core comprising
4 a plurality of A functional units,
5 a plurality of B functional units,
6 an A register file with a plurality of A registers
7 accessed by corresponding register numbers, each A register
8 capable of serving as a source or destination for any A
9 functional unit,
10 a B register file with a plurality of B registers
11 accessed by corresponding register numbers, each B register
12 capable of serving as a source or destination for any B
13 functional unit,
14 a first cross path connected to said A register file and
15 said B functional units permitting any one A register file to
16 be a source for at least one B functional unit,
17 a second cross path connected to said B register file and
18 said A functional units permitting any one B register file to
19 be a source for at least one A functional unit,
20 said core connected to said memory for loading data from
21 and storing data to said memory locations, said core
22 responsive to a store instruction to concatenate data from
23 selected parts of four data registers including a first A
24 register having a first even register access number, a second
25 A register having a second odd register access number one more
26 than said first even register access number, a first B
27 register having said first even register access number, and a
28 second B register having said second odd register access
29 number into two data words.

1 44. (New) The data processing system of claim 43, wherein
2 said concatenate comprises packing a first byte of said first A

3 register into a first byte of a lower data word, a third byte of
4 said first A register into a second byte of said lower data word, a
5 first byte of said second A register into a third byte of said
6 lower data word, a third byte of said second A register into a
7 fourth byte of said lower data word, a first byte of said first B
8 register into a first byte of a higher data word, a third byte of
9 said first B register into a second byte of said higher data word,
10 a first byte of said second B register into a third byte of said
11 higher data word and a third byte of said second B register into a
12 fourth byte of said higher data word.

1 45. (New) The data processing system of claim 43, wherein
2 said concatenate comprises packing a first byte of said first A
3 register into a first byte of a lower data word, a third byte of
4 said first A register into a third byte of said lower data word, a
5 first byte of said second A register into a second byte of said
6 lower data word, a third byte of said second A register into a
7 fourth byte of said lower data word, a first byte of said first B
8 register into a first byte of a higher data word, a third byte of
9 said first B register into a third byte of said higher data word, a
10 first byte of said second B register into a second byte of said
11 higher data word and a third byte of said second B register into a
12 fourth byte of said higher data word.

1 46. (New) The data processing system of claim 43, wherein
2 said concatenate comprises packing a lower half word of said first
3 A register into a lower half word of a lower data word, a higher
4 half word of said first A register into a higher half word of said
5 lower data word, a lower half word of said first B register into a
6 lower half word of a higher data word and a lower half word of said
7 second B register into a higher half word of said higher data word.

3 1 47. (New) The data processing system of claim 43, wherein
2 said concatenate comprises packing a lower half word of said first
3 A register into a lower half word of a lower data word, a higher
4 half word of said first A register into a lower half word of a
5 higher data word, a lower half word of said first B register into a
6 higher half word of said lower data word and a lower half word of
7 said second B register into a higher half word of said higher data
8 word.